

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/995,690	11/29/2001	James Y.C. Chang	1875.1210003/RES/JTH	9803	
28393 75	90 07/12/2005	EXAM	EXAMINER		
STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C. 1100 NEW YORK AVE., N.W.			РНАМ,	PHAM, TUAN	
	INGTON, DC 20005		ART UNIT	PAPER NUMBER	
			2643		
			DATE MAILED: 07/12/200	DATE MAILED: 07/12/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(a)			
Office Action Summary		Application No.	Applicant(s)			
		09/995,690	CHANG, JAMES Y.C.			
	Cinco Acadi Gainnary	Examiner	Art Unit			
	The MAIL INC DATE of this assumed a time assume	TUAN A. PHAM	2643			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence aduress			
THE I - Exter after - If the - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1.1: SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period or reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tim y within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from . cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 25 A	pril 2005.				
2a) <u></u> □	This action is FINAL . 2b)⊠ This action is non-final.					
3) 🗌	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.			
Dispositi	Disposition of Claims					
4)⊠	4)⊠ Claim(s) <u>1-10</u> is/are pending in the application.					
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)	Claim(s) is/are allowed.					
6)⊠	Claim(s) <u>1, 5-6, and 9-10</u> is/are rejected.					
-	Claim(s) is/are objected to.		·			
8)□	Claim(s) are subject to restriction and/o	r election requirement.				
Applicati	on Papers		·			
9)[The specification is objected to by the Examine	er.				
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
	Applicant may not request that any objection to the					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority (ınder 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
	All					
Attachmen		4) 🗖 Intensions Symmons	(PTO 413)			
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail D	ate			
3) 🛛 Infor	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) or No(s)/Mail Date <u>5/10/95</u> .	5) Notice of Informal F 6) Other:	Patent Application (PTO-152)			
J.S. Patent and T	rademark Office					

Application/Control Number: 09/995,690 Page 2

Art Unit: 2643

DETAILED ACTION

Response to Arguments

1. Applicant's arguments, see Applicant's remark, filed on 04/25/2005, with respect to the rejection(s) of claim(s) 1-10 under 102(e) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made with Khoury et al. (U.S. Patent No.: 5.532.637) in view of Chadwick et al. (U.S. Patent No.: 4,628,518).

Information Disclosure Statement

2. The information disclosure statement (IDS) submitted on 5/10/2005 has been considered by Examiner and made of record in the application file.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. <u>Claims 1 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Khoury et al. (U.S. Patent No.: 5,532,637, hereinafter, "Khoury") in view of Chadwick et al. (U.S. Patent No.: 4,628,518, hereinafter, "Chadwick").</u>

Regarding claim 1, Khoury teaches a mixer circuit (see figure 3), comprising: a

Application/Control Number: 09/995,690

Art Unit: 2643

signal input (see figure 3, I/P2+, I/P2-); an RF transconductance circuit that is configured to convert an input differential signal received at said signal input to a differential current (see figure 3, transistor 11, transistor 12, current I1 flow from transistor 15 to transistor 11, Current I2 flow from transistor 17 to transistor 12, col.3, In.25-67, col.4, In.1-47), said RF transconductance circuit having a pair of field effect transistors (see figure 3, transistor 11, transistor 12, col.3, In.25-67); a LO switching circuit configured to switch said differential current between outputs of said mixer circuit at a rate determined by a differential LO signal (see figure 3, transistors 15-18, O/P+, O/P-, col.3, In.25-67, col.4, In.1-47), and a variable current source that adds a DC current to said pair of field effect transistors in said RF transconductance circuit the DC current adiusted so as to reduce noise in the mixer circuit (see figure 3, current control circuit 32, VCC variable current source that add the DC current to pairs of transistor 11, 12 to reduce the noise, col.3, In.25-67, col.4, In.1-47).

It should be noticed that Khoury fails to teach how to reduce the flicker noise in the mixer. However, Chadwick teaches such feature (see col.4, In.35-42).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teaching of Chadwick into view of Khoury in order to reduce cost as suggested by Chadwick at column 2, lines 7-12.

Regarding claim 6, Khoury teaches a mixer circuit (see figure 3), comprising: a signal input (see figure 3, I/P2+, I/P2-); an RF transconductance circuit that is configured to convert an input differential signal received at said signal input to a differential current (see figure 3, transistor 11, transistor 12, current I1 flow from

Application/Control Number: 09/995,690

Art Unit: 2643

transistor 15 to transistor 11, Current I2 flow from transistor 17 to transistor 12, col.3, In.25-67, col.4, In.1-47) said RF transconductance circuit having a pair of field effect transistors (see figure 7, transistor 11, transistor 12, col.3, In.25-67); a LO switching circuit configured to switch said differential current between outputs of said mixer circuit at a rate determined by a differential LO signal (see figure 3, transistors 15-18, O/P+, O/P-, col.3, In.25-67, col.4, In.1-47); a first variable current source configured to add a first DC current to a first FET of said pair of FETs (see figure 3, first variable current source 25, FET 11, 12); and a second variable current source configured to add a second DC current to a second FET of said pair of FETs (see figure 3, second variable current source 26, FET 11, 12, col.3, In.25-67, col.4, In.1-47, it is inherent that both variable current source 25 and 26 are added the DC current to a pairs of transistor 11 and 12), wherein the first DC current and the second DC current are determined so as

It should be noticed that Khoury fails to teach how to reduce the flicker noise in the mixer. However, Chadwick teaches such feature (see col.4, In.35-42).

to minimize noise of the mixer circuit (see figure 1, col.3, ln.25-67, col.4, ln.1-47).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teaching of Chadwick into view of Khoury in order to reduce cost as suggested by Chadwick at column 2, lines 7-12.

Application/Control Number: 09/995,690

Art Unit: 2643

5. Claims 5, and 9-10 rejected under 35 U.S.C. 103(a) as being unpatentable over Khoury et al. (U.S. Patent No.: 5,532,637, hereinafter, "Khoury") in view of Chadwick et al. (U.S. Patent No.: 4,628,518, hereinafter, "Chadwick") as applied to claims 1 and 6 above, and further in view of Kung (U.S. Patent No.: 6,037,825).

Regarding claims 5 and 9, Khoury and Chadwick, in combination, fails to teach the mixer circuit wherein said DC current bypasses said LO switching circuit. However, Kung teaches such features (see col.4, In.35-59).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teaching of Kung into view of Khoury and Chadwick in order to improve the noise by reducing the DC current as suggested by Kung at column 1, lines 55-59.

Regarding claim 10, Kung further teaches the mixer circuit wherein said first DC current is added to a drain of said first FET in said pair of FETs, and said second DC current is added to a drain of said second FET in said pair of FETs (see figure 7, first current 24, second current 25, transistors 11, 12).

Application/Control Number: 09/995,690 Page 6

Art Unit: 2643

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Tuan A. Pham** whose telephone number is (571) 272-8097. The examiner can normally be reached on Monday through Friday, 8:00 AM-5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Curtis Kuntz can be reached on (571) 272-7499 and

IF PAPER HAS BEEN MISSED FROM THIS OFFICIAL ACTION PACKAGE, PLEASE

CALL Customer Service at (571) 272-2600 FOR THE SUBSTITUTIONS OR COPIES.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have question on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit 2643 July 2, 2005 Examiner

Tuan Pham

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600